This paper presents a breakthrough decomposition theorem on routing topology and its applications in the designing of universal switch blocks. A switch block of k sides and W terminals on each side is said to be universal (a (k, W )-USB) if it is routable for every set of 2-pin nets with channel density at most W . The optimum USB design problem is to design a (k, W )-USB with the minimum number of switches for every pair of (k, W ). The problem was originated from designing better k sides switch modules for 2D-FPGAs, such as Xilinx XC4000-type FPGAs, where k ≤ 4. The interests in the generic USBs come from their potential usages in multi-dimensional and some non-conventional 2D-FPGA architectures, and as an individual switch components. The optimum (k, W )-USB was solved previously for even W , but left open for odd W . Our new decomposition theorem states that when W (> k+3−i
3
), a (k, W ) routing requirement ((k, W )-RR) can be decomposed into one (k, k+3−i 3 )-RR and 3W −k+i−3 6 (k, 2)-RRs, where 1 ≤ i ≤ 6 and k ≡ i (mod 6). By this theorem and the previously established reduction design scheme, the USB design problem is reduced to its minimum kernel designs, that enables us to design the best approximated (k, W )-USBs for all odd W . We also run extensive routing experiments using the currently best known FPGA router VPR, and the MCNC circuits with the conventional disjoint switch blocks and two kinds of universal switch blocks. The experimental results show that both kinds of USBs consistently improve the entire chip routability by over 6% than the conventional switch blocks. and routability of FPGA chips. Many kinds of switch blocks have been studied, designed and used in various kinds of FPGA architectures [3, 2] . We here consider the (k, W ) switch block ((k, W )-SB for short), in which terminals are grouped into k sides, each side has W terminals, and non-direct configurable switches connect pairs of terminals from different sides. The (4, W )-SBs are typical switch modules used in two dimensional FPGA architectures such as Xilinx XC4000-type FPGAs [3, 4, 10, 12, 13] . The routability and area efficiency are the foremost two issues in switch block designs. But the high routability and high area efficiency are two conflicting goals. It is easy to see that an FPGA with complete switch blocks, namely having a switch between every pair of terminals from different sides, will have the highest routability of the same channel density. But it has the lowest area efficiency and it is impractical when the channel density is high.
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To balanced the two goals, Rose and Brown [10] introduced an important concept called the flexibility, denoted by F s , which is the maximum number of switches in a switch block from a terminal to others. They investigated the effects of flexibility on the global routability, and observed that (4, W )-SBs with F s = 3 result in a sufficiently high global routability, which is an acceptable tradeoff between global routability and area efficiency. However, there are various designs with the same flexibility. This raises the interests of designing switch blocks with a high routing capacity, a small flexibility and the minimum number of switches.
To achieve high routing capacity, Chang et al. [4] proposed the significant concept of universal switch modules. A (k, W )-SB is said to be universal (a (k, W )-USB) if it is routable for every set of nets satisfying the routing constraint, i.e., the number of nets on each side is at most W . The net used in the definition of universal switch blocks is actually 2-pin net. Fan et al. [5] generalized the concept of USB to hyper-universal switch blocks (HUSB) by allowing multi-pin nets. The main contribution of [5] is the discovery of the decomposition property and the reduction design scheme for switch block designs.
The first optimum (4, W )-USB was given in [4] , called a symmetric switch module. It has 6W switches with F s = 3. The symmetric universal switch mod-
